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（2） 提出基于 Markov 模型的节点频率预测方法。 通过程序控制流图（CFG）
构建的 Markov 模型，分析程序的特性，结合传统编译器静态启发式分支预测和
基于 Markov 程序参数可调的预测方法，通过编译器静态的混合预测，更加精确





































There are different system architectures, specific instruction sets and tailored 
peripheral controllers in embedded System on Chips (SoCs). Because of the 
architectures versatility in embedded SoCs, the compiler development based on 
embedded system can't satisfy all the requirements for all the embedded processors. 
These result in the lack of embedded compiler and the difficulty of compiler 
transplantation and compiler maintenance in embedded system. For improving the 
generated codes quality and performance, this thesis discusses the retargetable 
compiler based on embedded Application-Specific Instruction-set Processors (ASIPs), 
the compiler optimization based on embedded Cache and the static scheduling of 
embedded multicore compiler, etc. These studies and practices could guide the quick 
porting of retargeting compiler especially for ASIPs and meet the performance 
requirements of embedded system. 
After introducing the basic knowledge of the compiler and the latest research 
theories, this paper discusses special characteristics of ASIPs and the transplant and 
retargetting methods for ASIP with compiler extension firstly. And then, the "storage 
wall" bottleneck of Cache is described and an effective method to improve the 
accuracy of the compiler static prediction is proposed. Finally, based on the 
introduction of multi-core embedded processors, the compiler static scheduling 
scheme with load balance is put forward to adapt the parallel application of OpenMP. 
The innovation points of this paper are mainly embodied in follow:  
（1）The High-performance C Compiler (HCC) and its specific extension and 
implementation for ASIPs is proposed. HCC compiler is a language C compiler based 
on the retargetable GCC compiler. Because of the specialized architectures, the 
compiler extension methods are proposed in HCC compiler to quickly implement a 
compiler for ASIPs. We extend the identifier and attribute with Abstract Syntax Tree 















the syntax of the extension standard ANSI C. And then, the machine-dependent 
classification of assembly generation for the specific embedded SoCs is designed and 
implemented. After finishing MD (Machine Description) of the compiler back-end, 
the HCC compiler is completed by retargeting GCC compiler for ASIPs.  
（2） For improving the average accessing time of memory subsystem by raising 
the cache hit rate, the Nodes Frequencies (NF) prediction techniques of 
compiler-assisted Markov Parameters Tuning (MPT) are proposed for codes 
relocation. Different with the traditional scheme that provide the Fixed Heuristics 
Branch Probability (FHBP) to calculate NF for various kinds of programs, the 
Markov-based heuristics algorithm combining FHBP and MPT is adopted for 
improving program NF prediction to take advantage of the Markov probability matrix 
which is modeled from the Control Flow Graph (CFG) of function. It can get the 
prediction of branch probabilities more precision for compiler to impove codes 
relocation that is very useful to raise the cache hit rate. 
（3）This paper proposes the a new static scheduling scheme based on evaluation 
function. The scheduling, load balancing, and scheduling overhead are described with 
formal methods, and based on definition of loops and the mapping of the 
corresponding load functions, a new static scheduling scheme of multi-core compiler 
based on evaluation function is put forward in order to solve the load imbalance 
problem. This new static scheduling improves the parallel efficiency of the embedded 
application, especially for multimedia application with a lot of loops. 
Finally, we have developed a retargetable HCC C language compiler and the 
Integrated Development Environment (IDE) based on the hardware of a series for 
commercial specific instruction set SoCs and the open sources GCC. The compiler is 
also integrated into the WEB-EDA platform of our laboratory. According to the 
crossing contrasts and tests, conclusion can be drawn that the proposed compiler has 
excellent improvement of the generated assembly codes. The compiler has already put 
on the market. 
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